

The listing of claims will replace all prior versions, and listings, of claims in the application:

**LISTING OF CLAIMS:**

1. (Currently Amended)      A semiconductor device comprising:  
  
a first insulation film provided above a semiconductor substrate;  
  
a conductive film selectively provided at least on a bottom of a groove section formed in the first insulation film; and  
  
a wiring layer formed on the conductive film so as to have a space region between the wiring layer and at least one sidewall of the groove section;  
  
wherein the conductive film is barrier metal and has resistivity that is higher than that of the wiring layer.
2. (Cancelled)
3. (Original)    The semiconductor device according to claim 1, further comprising a second insulation film formed above the space region, the second insulation film being different from the first insulation film.
4. (Withdrawn)    The semiconductor device according to claim 1, further comprising a third insulation film formed on a sidewall of the groove section, the third insulation film being different from the first and second insulation films.
5. (Withdrawn)    A semiconductor device comprising:  
  
a first insulation film provided above a semiconductor substrate;  
  
a wiring layer buried in the first insulation film;

a conductive film provided at least on a bottom of the wiring layer; and  
a fourth insulation film formed on at least one side of the wiring layer, the fourth insulation film being different from the first insulation film.

6. (Withdrawn) The semiconductor device according to claim 5, wherein the conductive film is barrier metal and has resistivity that is higher than that of the wiring layer.

7. (Withdrawn) A semiconductor device comprising:

an insulation film provided above a semiconductor substrate;

a wiring layer buried in the insulation film;

a first conductive film provided at least on a bottom of the wiring layer; and

a second conductive film formed on at least one side of the wiring layer.

8. (Withdrawn) The semiconductor device according to claim 7, wherein the first conductive film is barrier metal and has resistivity that is higher than that of the wiring layer.

9. (Withdrawn) The semiconductor device according to claim 7, wherein the second conductive film has resistivity that is almost equal to that of the wiring layer.

10. (Withdrawn) A semiconductor device comprising:

a first insulation film provided above a semiconductor substrate;

at least two wiring layers buried in the first insulation film;

a first conductive film provided on a bottom of each of the wiring layers;

a fifth insulation film formed on at least one side of each of the wiring layers; and

a contact plug provided between the two wiring layers with the fifth insulation film

interposed therebetween.

11. (Withdrawn) The semiconductor device according to claim 10, wherein the first conductive film is barrier metal and has resistivity that is higher than that of the two wiring layers.

12. (Withdrawn) The semiconductor device according to claim 10, wherein the two wiring layers are bit lines.

13. (Withdrawn) The semiconductor device according to claim 10, wherein the contact plug is formed in self-alignment with the fifth insulation film.

14. (Withdrawn) The semiconductor device according to claim 10, wherein the contact plug includes barrier metal of a third conductive film and a storage node contact of a fourth conductive film.

15. (Withdrawn) The semiconductor device according to claim 10, wherein a space region is provided between at least one side of each of the two wiring layers and the fifth insulation film.

16. (Withdrawn) A method of manufacturing a semiconductor device, comprising the steps of:

forming a groove section in a first insulation film provided above a semiconductor substrate;

forming a first conductive film on the first insulation film along the groove section;

forming a buried wiring layer in the groove section with the first conductive film

interposed therebetween; and

selectively removing the first conductive film from at least one sidewall portion of the groove section to form a space region between the sidewall portion and one side of the wiring layer.

17. (Withdrawn) The method according to claim 16, wherein the first conductive film is barrier metal and has resistivity that is higher than that of the wiring layer.

18. (Withdrawn) The method according to claim 16, further comprising a step of causing the first conductive film of a bottom of the groove section and that of each sidewall of the groove to differ in quality from each other.

19. (Withdrawn) The method according to claim 16, wherein in the step of forming the wiring layer, the first conductive film and the wiring layer are flattened such that top surfaces of the first conductive film and the wiring layer are almost flush with a top surface of the first insulation film.

20. (Withdrawn) The method according to claim 16, further comprising the step of forming a second insulation film on the first insulation film after the step of forming the space region.

21. (Withdrawn) The method according to claim 20, wherein the second insulation film is poor in being buried in the space region.

22. (Withdrawn) The method according to claim 16, further comprising a step of forming a third insulation film on a sidewall portion of the groove section after the step of

forming the groove section in the first insulation film.

23. (Withdrawn) The method according to claim 16, further comprising a step of burying a fourth insulation film in the space region.

24. (Withdrawn) The method according to claim 23, wherein the fourth insulation film is good at being buried in the space region.

25. (Withdrawn) The method according to claim 16, further comprising a step of burying a second conductive film in the space region.

26. (Withdrawn) The method according to claim 25, wherein the second conductive film has resistivity that is almost equal to that of the wiring layer.

27. (Withdrawn) A method of manufacturing a semiconductor device, comprising the steps of:

forming a groove section in a first insulation film provided above a semiconductor substrate;

forming a third insulation film on at least one sidewall portion of the groove section;

forming a first conductive film in the groove section along the third insulation film;

forming a buried wiring layer in the groove section with the first conductive film interposed therebetween; and

selectively removing the third insulation film from at least one sidewall portion of the groove section to form a space region between the sidewall portion and one side of the wiring layer.

28. (Withdrawn) The method according to claim 27, wherein the first conductive film is barrier metal and has resistivity that is higher than that of the wiring layer.

29. (Withdrawn) The method according to claim 27, further comprising a step of causing the first conductive film of a bottom of the groove section and that of each sidewall of the groove to differ in quality from each other.

30. (Withdrawn) The method according to claim 27, wherein in the step of forming the wiring layer, the first conductive film and the wiring layer are flattened such that top surfaces of the first conductive film and the wiring layer are almost flush with a top surface of the first insulation film.

31. (Withdrawn) The method according to claim 27, further comprising the step of forming a second insulation film on the first insulation film after the step of forming the space region.

32. (Withdrawn) The method according to claim 31, wherein the second insulation film is poor in being buried in the space region.

33. (Withdrawn) A method of manufacturing a semiconductor device, comprising the steps of:

forming at least two groove sections in a first insulation film provided above a semiconductor substrate;

forming a first conductive film on the first insulation film along each of the two groove sections;

forming a buried wiring layer in each of the two groove section with the first conductive film interposed therebetween;

selectively removing the first conductive film from at least one sidewall portion of each of the two groove section; and

forming a contact plug between the two groove sections with a fifth insulation film interposed therebetween.

34. (Withdrawn) The method according to claim 33, wherein the fifth insulation film is formed on a sidewall portion of each of the two groove sections after the step of selectively removing the first conductive film.

35. (Withdrawn) The method according to claim 33, wherein the fifth insulation film is formed on at least one sidewall portion of each of the two groove sections after the step of forming the two groove sections.

36. (Withdrawn) The method according to claim 35, wherein a space region is provided between the fifth insulation film and the wiring layer.

37. (Withdrawn) The method according to claim 33, wherein the first conductive film is barrier metal and has resistivity that is higher than that of the wiring layer.

38. (Withdrawn) The method according to claim 33, wherein the wiring layer is selectively etched such that a level of a top surface of the wiring layer is equal to or lower than that of a top surface of the first insulation film.

39. (Withdrawn) The method according to claim 38, wherein the wiring layer is a bit

line.

40. (Withdrawn) The method according to claim 33, wherein the contact plug is formed in self-alignment with the fifth insulation film.

41. (Withdrawn) The method according to claim 33, wherein the contact plug includes barrier metal of a third conductive film and a storage node contact of a fourth conductive film.

42. (New) The semiconductor device according to claim 1, wherein the barrier metal is formed on a sidewall of the wiring layer.

43. (New) The semiconductor device according to claim 1, wherein the barrier metal is formed of TiN.

44. (New) The semiconductor device according to claim 1, wherein the wiring layer is formed of W.

45. (New) The semiconductor device according to claim 1, wherein the wiring layer is damascene wiring of a memory.

46. (New) The semiconductor device according to claim 1, wherein the wiring layer is damascene wiring of a Dynamic Random Access Memory (DRAM).

47. (New) The semiconductor device according to claim 42, wherein the barrier metal is formed of TiN.

48. (New) The semiconductor device according to claim 42, wherein the wiring layer is formed of W.

**Hiroyuki Nitta et al. – U.S. Serial No. 09/883,210**

49. (New) The semiconductor device according to claim 42, wherein the wiring layer is damascene wiring of a memory.

50. (New) The semiconductor device according to claim 42, wherein the wiring layer is damascene wiring of a Dynamic Random Access Memory (DRAM).

51. (New) The semiconductor device according to claim 48, wherein the wiring layer is damascene wiring of a memory.

52. (New) The semiconductor device according to claim 48, wherein the wiring layer is damascene wiring of a Dynamic Random Access Memory (DRAM).

53. (New) The semiconductor device according to claim 49, wherein the memory is a Dynamic Random Access Memory (DRAM).

54. (New) The semiconductor device according to claim 48, wherein the memory is a Dynamic Random Access Memory (DRAM).